Tags:
create new tag
, view all tags
This page is under construction ^_^

HongThi Tran

Organization:
ICDREC
URL:
Country:
Vietnam
City:
Ho CHi Minh city

Working pages

1. Projects


1.1 DMA IP (70% of time)

Main Task Estimated Time Status Note
1. Investigating AMBA BUS in general 2 days DONE  
2. Understanding existing AMBA BUS DMA core 3 + 1 days DONE 1 reserved day for other tasks
3. Read more about DMA related issues and imagine the Overview Design Flow for my owner AMBA Bus DMA IP core 6 + 2 days In progress  
4. Doing specification and write a full reports 30 days + 3 In progress  
5. Coding RTL (with basic feature of an AMBA BUS DMA) 30 + 5 days not yet will be done simultaneously with step 4 to ensure the specification in step 4 is correct
6. Upgrading the simple IP with some more required complex features 40 + 5 days not yet  
7. Comparing advantage & disadvantage between my owner core with others existing AMBA DMA cores Belong to situation not yet Continue to upgare if possible
8. Designing a GUI for user select the core parameters Belong to situation not yet  

Notes: days = working days
DONE : Done


1.2 Open RISC 1200 (15% of time)

Task Status Description
Reading materials In progress
• Investigating overal architecture
• Investigating WISHBONE BUS architecture and others (IBM CoreConnect..)
Investigating CPU's Verilog code In progress  


1.3 Other activities (For Improve working efficiency and myself knowledge ...) (15% of time)

1.3.1 Searching for short course:

Course Name Learn at Fee Learn Time Organized by More details
ADVANCED DIGITAL IC DESIGN EPFL, Lausanne, Switzerland EUR 1,900 24-28/8/2009 MEAD Education contents
More about fee
Power Management 31/8-4/9/2009 contents
High-Speed Digital Design   995euro 15-16/6/2009    
Embedded Systems Week France   11-16/10/2009 EURO TRAINING COURSE more details
DSP for FPGAs UK 1650 UKú 27-30/9/2009 More details]
FPGAs and Embedded Processors UK 1350 UKú 17-19/11/2009 More details

Know more at: attach file

1.3.2. Construct a Twiki page to manage project
  • In Progress.


2. Weekly Status

WW 21 (18 - 22/5/09)
  • Translate HN-07's article to english version..
  • Perform step 3 of DMA project (search from documents in internet, read them and tried to have an overview sign)
  • Update twiki page.

WW 20 (11 - 15/5/09)
  • Investigate DMA project.
  • Join Hoang's SG8V1 presentation -> Understand a lot!
  • Investigating Harvard, WISHBONE BUS Architecture.
  • IQ Test.
  • Investigating overal OR1200's architecture and CPU's verilog code.


My TWiki Links

Topic attachments
I Attachment History Action Size Date Who Comment
Unknown file formatJPG DMA_Progress.JPG r1 manage 8.5 K 2009-05-22 - 02:46 HongThiTran  
Microsoft Word filedoc ShortCourse_Info.doc r1 manage 48.5 K 2009-05-12 - 02:14 HongThiTran Short Course Information
Edit | Attach | Watch | Print version | History: r13 < r12 < r11 < r10 < r9 | Backlinks | Raw View | Raw edit | More topic actions
Topic revision: r13 - 2009-05-22 - HongThiTran
 
  • Learn about TWiki  
  • Download TWiki
This site is powered by the TWiki collaboration platform Powered by Perl Hosted by OICcam.com Ideas, requests, problems regarding TWiki? Send feedback. Ask community in the support forum.
Copyright © 1999-2017 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.