"Most (all) Intel-MP compliant SMP boards have the so-called 'IO-APIC',
which is an enhanced interrupt controller, it enables us to route
hardware interrupts to multiple CPUs, or to CPU groups." -- from (
1) below. (In my words, based on a quick skim: among other things, to share and manage IRQs from multiple devices, among multiple CPUs. IIUC, this is one way IRQs are automatically assigned based on their slot position on a motherboard, but up to four IRQs may come from each slot.)
See
AboutThesePages.
Contents
Notes
Resources
See
ResourceRecommendations. Feel free to add additional resources to these lists, but please follow the guidelines on
ResourceRecommendations including
ResourceRecommendations#Guidelines_for_Rating_Resources.
Recommended
<Currently, no significant content below this line.>
Recommended for Specific Needs
Recommended by Others
No Recommendation
Not Recommended
Contributors
- () RandyKramer - 07 Aug 2002
- <If you edit this page: add your name here; move this to the next line; and include your comment marker (initials), if you have created one, in parenthesis before your WikiName.>
[[Main.RandyKramer#07 Aug 2002][]]
Page Ratings